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Chapter 1

Introduction to Nanodot Based Memory
1.1 Cu1Tent non-volatile memory devices and their market:
Non-volatile memory (NVM) technology is widely used for data storage applications and
embedded systems. Flash memory has been the most popular kind of NYM owing to the
high demand of portable electronic devices in the market. One way to implement NYM is
by incorporating a floating gate in the device structure, as shown in Figure 1.1.
ln a conventional floating gate NVM (FGNYM), charge is stored in a polysilicon layer
which is completely surrounded by dielectrics and hence comes to be known as the
floating gate.
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Figure 1.1: A conventional floating gate NYM (FGNVM) [I].
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The amount of charge stored in the floating gate is directly proportional to the threshold
voltage of the device and hence can be easily apprehended. Increasing or decreasing the
amount of charge stored in the floating gate corresponds to writing to or erasing from the
device respectively. Despite its rising demand, the limitation on scaling of the tunnel
oxide thickness hinders major improvements in the performance of the conventional FG
NVM device. The tunnel oxide should be thin enough to allow fast, low power and low
voltage write and erase operations under low electric fields, but, at the same Lime, be
thick enough to provide very good insulation so that the retention properties of the
memory device are preserved. These extreme requirements limit further sealing of device
dimensions beyond the 65 nm node [2]. The tunnel oxide thickness for FG-NVM devices
ranges from 9-1 I nm, which is a compromise between reliability and speed. Also, NVM
devices with continuous conducting layer of floating gate arc prone to stress-induced
leakage current clue to bulk and interface oxide traps.
1.2 Theory of Floating Gate Non-Volatile Memory Devices
In FG-NVM devices, a voltage is applied to the control gate as well as the drain (D),
while the source (S) is grounded. At a particular voltage, electrons arc able to tunnel
from the channel to the floating gate. This voltage is called the threshold voltage. If now,
all the voltages are removed, charge will be stored in the floating gate until another
voltage is applied to cause the electrons to tunnel back into the channel from the floating
gate.

2
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Figure 1.2: Charging of an FG-NVM [3].
Figure 1.2 shows how electrons tunnel from the channel to the floating gate when a
positive bias is applied to the control gate. Herc, lPD is the inter-poly dielectric which
separates the control gate from the floating gate and Vcg is the voltage applied to the
control gate. This type of tunneling is known as Fowler-Nordheim tu1rneling and is a
slow process.
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Figure 1.3: Discharging ofan FG-NVM (3).

Figure 1.3 shows how electrons tunnel back from the floating gate when a negative bias
is applied to the control gate. Here, again, Fowler-Nordheim tunneling is the mechanism
used. The potential batTier created by the negative voltage applied to the control gate

3

Diwan, K.

June 19, 2009

provides a path for the electrons to tunnel from the floating gate to the substrate through
the tunnel oxide.
As stated before, the program/erase speed of the memory device can be increased by
decreasing the tunnel oxide thickness, but, this would decrease the retention time of the
device. On the other hand, if the tunnel oxide thickness is increased to improve the
retention time, the program/erase speed will get affected in turn. Hence, there is a trade
off between the speed and retention of the device, while also the need to incorporate the
limitations on the scaling of the tunnel oxide.
1.3 Nanostructurcd noating gate
Nanodot based memory devices have gained a lot of importance recently due to their
potential in overcoming the limitations of conventional conductive floating gate based
memory devices. The presence of nanodots in the floating gate can provide the additional
advantage of discrete storage of charge and overcome the limitations of the conventional
NVM devices by allowing further scaling of the tunnel oxide. Each insulated
nanocrystallinc dot can trap and de-trap charges based on the applied gate voltage and
hence cause a shift in the threshold voltage. Distributed storage of charge prevents the
device from being vulnerable to fatal leakage owing to a single leakage path, enhancing
its non-volatility and retention characteristics. Since the means of charge storage is now
discrete, the devices are immune to stress induced leakage current. The fabrication
processes for nanodots based memory devices is also simpler as opposed to conventional
devices as the costly dual-poly process can be avoided (2). The cost can also be reduced
owing to the fact that shorter channel lengths can be used with nanodots and hence the
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devices can have smaller area. Since there is no coupling between the nanodots and the
drain, nanodots based memory devices do not suffer as much from drain-induced-barrier
lowering (DIBL) as do conventional devices, thus giving better punchthrough
characteristics. A higher bias can therefore be applied to the drain during the read
operation to improve the memory access ti me. In quantum dots with diameter less than 3
nm, quantum confinement effects, like band-gap widening and energy quantization, can
also be used to improve further device performance.
Previous work by the research community was based on silicon nanocrystals and as these
are taken into production by Freescale [4], the trend is gradually shifting towards metal
nanodots due to the fact that metals can provide tunable work functions which help in
improving the retention and charge storage characteristics of the memory device. Since
the metal nanodot will form an asymmetric barrier with the silicon substrate, it is easier to
perform the write operation without compromising the retention time. lt should however
be ensured that there is neither any reaction between the metal and the oxide, nor any
diffusion of metal into the oxide during device integration. Metal nanodots also have
higher density of states (DOS) about the Fermi level which makes them more immune to
contamination induced Fermi-level fluctuations.
1.4 NVM device based on Ni-NDs
This work proposes the study and comparison of fabrication techniques of Nickel
nanodots (Ni-NDs). The project will thus contribute to a better understanding of
nanostructure formation, in particular, comparing equilibrium and non-equilibrium
processmg environments. ln order to prove the applicability of Ni-NDs for memory
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devices, some of the Ni-NDs structures produced will be implemented in a sandwich
configuration to verify storage of electrical charges. In this sandwich configuration the
Ni-NDs are in between two layers of Si0 2 which act as the control and tunnel oxide,
respectively. The target size of the Ni-NDs is on the order of a few tens of nanometers.
Although it is important to reduce the size of the nanodots considerably, it is equally
impo11ant to integrate an adequate number of dots under the gate. The advantages that a
nanostructured floating gate offers over the conventional floating gate can only be
exploited if the nanodots obtained arc within IO nm. Freescale [4] is taking nanocrystal
flash to production which they claim will store charge in 15 run balls of silicon. They
have been able to fit in about I 00 of these 15 nm nanocrystals for the 90 nm node.
Different approaches to Ni-NDs formation are investigated, namely, using plasma-based
processes and thermal annealing. The tunnel and control oxides will be deposited by
plasma sputtering and/or thermal growth. Variable angle spectroscopic ellipsometry
(VASE) will be used to measure the thickness of the Ni/Si0 2 films and atomic force
microscopy (AFM) to characterize the topography after the Ni-NDs fonnation.
Aluminum contacts will be produced for conducting hysteresis loop measurements,
followed by generation of capacitance-voltage (C-V) curves.
The Ni-NDs fabrication steps can be incorporated in the conventional CMOS fabrication
process after the source-drain implantation and removal of pad-oxide. A schematic of
what the final FET structure would look like with nanostructured architecture is shown in
Figure 1.4.
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0

Figure 1.4: Schematic of FET with incorporated Ni-NDs.
ln addition to memory devices, metal nanodots have a wide variety of other applications
such as lasers, light emitting diodes (LEDs) and catalysts for carbon nanotubes. Carbon
nanotubes then find applications in field emission, flat panel displays, interconnects, etc.
Conventional field emission displays make use of glass which melts above 500 °C.
llcnce, it is important to come up with a process for fabricating the nanodots at low
temperatures. Heating is known to deactivate many metal catalysts grown on oxide.
Annealing can result in surface reduction under ultra high vacuum conditions above 998 °
C [5]. Also, cleaning and adhesion become a problem when carbon nanotubcs are grown
on catalysts which have been formed by annealing at high temperatures. All these factors
together build up the motivation for this project, via which, efforts have been made
towards developing a low temperature process for fabrication of Ni-N Os.
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Chapter 2

Current Research in Ni-Nanodots Formation and Metal Based
Floating Gate Devices
2.1 Fabrication of Ni nanodots:
A relatively large number of methods have been explored for fabricating nickel nanodots,
and a summary of different approaches is provided below. We will give specific details
of a few methods, i.e., annealing, hydrogen plasma, self-organization and nanosphere
lithography.
2.1.1 Annealing
A favored technique for fabrication ofNi nanodots (Ni-NDs) is annealing. A thin film of
nickel deposited on the substrate can be made to crack and coalesce into Ni-NDs. It is
be! ieved that the presence of a native oxide on the substrate is an important factor for the
formation ofNi-NDs by annealing [6]. Since native oxides arc non-uniform in coverage,
nickel can diffuse through the voids and subsequently result in NiSi2 growth, thus
formingNiSi2 nucleation sites.Ni-NDs will result when the nickel atoms diffusing along
the surface agglomerate at these NiSi2 nucleation sites. The shape, size and density of the
Ni-NDs can be controlled by varying the anneal time and temperature.
Aurongzeb et al. [6] obtained Ni-NDs of approximately 1801-10 nm by 260±14 nm on
Si( l J I) substrates by first depositing nickel on the substrates by electron beam
evaporation and then annealing the substrates at different temperature and time settings.
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The deposition rate ofnickel was about O.l nm-s·' at a base pressure less than 10· 7 TorT at
room temperature. The deposited films measured 1- l O nm in thickness with the 3 nm film
producing the best Ni-ND fonnation. They found that the island density increases with
anneal time and temperature but, the sizes remain consistent, suggesting self-limiting
behavior ofNi-NDs.
Aurongzeb et al. [7] have examined the formation ofNi-NDs formed by annealing ofa 2
nm nickel film (deposited by e-beam evaporation) on epitaxially grown GaN layers.They
performed 30 min anneals from 550 °C -930 °C in nitrogen atmosphere. The Ni-ND size
varied from 150-250 nm with regular shapes. Due to the small surface energy density
mismatch between nickel and GaN, the formation of Ni-NDs on GaN is different than on
Si, showing no selflimiting behavior. The rate of increase of size of the Ni-NDs on GaN
slows down at higher anneal temperatures due to the formation ofnickel gallides which
deplete the nickel.
Carey et al. [5] have demonstrated the low temperature formation ofnickel islands. They
show that the size and distribution ofthe nickel islands is a function of the initial nickel
layer thickness and the temperature ofannealing. The tunnel oxide consists of a thin layer
of titanium dioxide. Ni films of 8 nm thickness were deposited by evaporation and
annealed in nitrogen ambient at temperatures varying from 300° C to 500 °C for IO min,
30 min and 60 min. They observed that as the temperature of annealing is increased
successively, the average diameter of the islands increases. Nickel islands of average
diameter 80 nm were obtained at 300 °C. This average diameter increases to 114 nm at
400 ° C and 306 nm at 500 °C. The distance between the islands is also seen to increase
with increasing anneal temperature. The formation oflarger isolated islands at the cost of
9
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smaller islands with increasing anneal temperature is believed to take place as a result of
Ostwald ripening (see section 3.4.1). Decrease in island density while going from 300 °C
to 500 °C confirms the occurrence of surface diffusion. The authors [5] have also
investigated the effect of annealing when starting from 3 and 5 nm nickel layers initially.
lt is observed that the mean diameter of the islands increases as the initial film thickness
is increased.
2.1.2 Hydrogen plasma treatment:
Hydrogen plasma treatment can be employed to convert nickel film into nanodots.
Researchers report that there are two possible mechanisms that can contribute to the
formation of Ni-NDs [l]. Plasma can either etch the nickel film from top to bottom to
produce the nickel particles (plasma etching) or it can cause the nickel film to crack in
order to form the nanodots (plasma enhanced coalescence).
Chang et al. [8] compared the surface morphologies of a few samples treated with
microwave hydrogen plasma to other samples which also received a heat treatment
following the plasma. The heat treatment was done for I hr at 500" C. The nickel film
thickness was varied from 2-20 nm and the plasma treatment time from I 0- l 00 min.
They concluded that plasma enhanced coalescence is the dominant mechanism which
affects conversion of nickel film to nano particles. The particles were found to be larger
and rounder with increased treatment times for both sets of treatments.
Hydrogen can cause surface migration of nickel atoms which in turn would result in
agglomeration with cohesive action. Makihara et al. [9] used remote hydrogen plasma to
fabricate and control the areal density of Ni and NiSi dots on Si02. A 3 nm Si0 2 film was
10
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first thermally grown on p-type Si ( I 00) substrates, followed by electron beam
evaporation of nickel with no extra heating. The thickness of the nickel film was about
1.3 nm. The substrates were then exposed to hydrogen plasma in a quartz tube with the
pressure and power ranging from 0.1 To1T-0.6 Torr and I 00 W-350 W respectively, at
room temperature. Ni-NDs formed with an average height of about 2 nm and an areal
density of about 6.7x l 011 cm-2 when exposed to the hydrogen plasma at 0.26 Torr and
350 W. They found the areal density of nickel nanodots to increase with power and
decrease with pressure. Below 0.26 Toll", as atomic hydrogen gets generated, the number
of collisions in the gas phase goes up, hence there is loss of atomic hydrogen before
reaching the substrate and dot density effectively gets reduced.
2.1.3 Self Organization
A number of techniques have been proposed for fabrication of self-organized nanodots
using physical vapor deposition (PYO). Sputtering can produce well ordered, self
organized nanodots and hence eliminate the need for masking and an extra step of
depositing the film first for patterning.
The self-organization ofnanodots generally depends on the surface free energy as well as
the interfacial energy and has been observed for semiconductor hcteroepitaxy. There are
three basic modes for heterocpitaxial growth, namely, 2D layer by layer growth, 30
island growth and 2D growth followed by 3D growth. For the latter, misfit strain
accumulated in the system is required to cause transition from 2D to 3D growth mode.
For 3D growth, interface dislocations can provide the large misfit required between the
substrate and the film and so, the surface energy of the system is important in
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determining whether the system favors 30 growth or not. Thin film growth will be
discussed in more detail in Chapter 3.
Zhou et al. [JO] obtained Ni-NDs by pulsed laser deposition on silicon (100) substrate
using titanium nitride film as the template. They deposited titanium nitride and nickel
sequentially on silicon in a pulsed laser deposition tool with multi-target facility. The
laser beam had an energy density of about 2 J/cm2 . The temperature for deposition of the
TiN layer was fixed at 600° C while that for nickel was varied from 400 to 650° C. The
TiN layer was 25-40 nm thick for which the deposition time varied from 1.5-2 min. The
deposition time for nickel was varied from 20-45 s. They show that the growth of nickel
on epitaxially grown titanium nitride follows a 3D island growth mode.
However, the basic hctcrocpitaxy modes arc established theories for thermal equilibrium
and there is very limited understanding on the dominant kinetic pathways of non
equilibrium processes such as in plasmas. Our work in particular, will explore these
plasma self-organization mechanisms due to kinetic-driven non-equilibrium processes.
2.1.4 Nano-Patterning:
Nanosphere Lithography (NSL) is a nanopatterning technique that employs a template
consisting of poly-styrene (PS) spheres with different diameters for fabricating the
nanodots. It does not require any complex lithography. The PS template is formed by
casting a small droplet of PS suspensions (diluted with sodium dodccylsulphate) on a
clean substrate, evaporating and finally drying the samples.A thin film of Ni is deposited
on the PS template which allows Ni to only deposit in the triangular-shaped areas not
masked by the PS spheres. Upon lift-off using methyl ethyl ketone solutions, an ordered
12
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hexagonal array of Ni nanodots can be obtained on the substrate which on annealing
would yield 2D-ordcred NiSi2 nanodot arrays. Cheng et al. [l J ] were able to form
pyramidal NiSi2 nanodots in the range of 84-110 nm by polystyrene NSL on Si substrates
after annealing the samples at 350-800 ° C.
Wang el al. [12] fabricated Ni-NDs by thermal evaporation of nickel through a porous
anodic aluminum oxide template onto a Si substrate. They were able to obtain conical
shaped Ni-NDs in a well-ordered hexagonal array. The pattern obtained was about 3 mm
x 3 mm in size. Alignment markers were fabricated on the Ni-ND patterned surface to
enable easier location of the indents while characterization.
2.2 Applications of Ni-NDs

Jn addition to memory devices, Ni-NDs are extensively employed in many applications
such as catalysts for carbon nanotubes, carbon nano(ibcrs, magnetic memory devices,
sensing devices, lasers, light emitting diodes, with carbon nanotubes being the main
venture.
Cantoro el al. [ 13] have studied the plasma restructuring of catalysts for chemical vapor
deposition of carbon nanotubes. They find that there is a limiting maximum catalyst
thickness for nanotube growth as the growth temperature is decreased. The tunnel oxide
(Si0 2) is thermally grown to about 40-60 nm. Ni, Co and Fe catalyst films are deposited
by thermal evaporation. The catalyst films are first annealed in ammonia, and then pre
treated with ammonia plasma for 5 minutes. Arter cooling down the samples to the
required growth temperature, C2 H2 is introduced to initiate carbon nanotube growth.
Samples are also prepared for carbon nanotube growth without any plasma pre-lrcalment
13
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of the catalyst. SEM images show that the nanotubes grown without any plasma pre
treatment of the catalyst are short and stubby with low density. The plasma pre-treated
catalyst on the other hand, produces longer nanotubes with a narrower diameter
distribution and higher nanotube density. The annealed and plasma pre-treated samples
show similar topography under the Atomic Force Microscope (AFM), however, the
plasma pre-treated samples produce particles with smaller average diameter and larger
height. This is believed to occur due to preferential etching of the nanoparticles along
their edges by the plasma. It is stated that at low temperatures, plasma etching can modify
the catalyst surface by increasing the nucleation density for nanotube growth. Ammonia
plasma is found to increase the nanotube nucleation dcnsity as compared to other forms
of plasma, as it is a source of atomic hydrogen which allows it to reduce oxides and
transform films to nano-particles. However, extended exposure can have the effect of
etching the film away completely. Nickel has proved to be a better catalyst as it is the
least oxidized and in spite of giving a lower nanotubc growth rate, it can initiate the
growth at lower temperatures and for thicker films.
Guan et al. (14] were able to obtain single vertically aligned carbon nanofibers (CNFs)
by pulsed laser de-wetting of nickel catalyst particles on a native oxide of about 2 nm. A
patterned template with circular patterns was prepared, each pattern measuring about 2
µm and nickel film was deposited by electron beam evaporation. Patterned nickel disks
were obtained after Ii fting off the nickel film in acetone. The duration of the laser used
for de-wetting the nickel catalyst particles had a pulse duration of 25 ns. The laser was
aimed normal to the surface and processing was catTied out in air. Catalytic Plasma
Enhanced Chemical Vapor Deposition (PECVD) process was used to grow vertically
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aligned CNFs. For comparison sake, CNFs were also grown on nickel catalysts fabricated
by PECVD, without any laser de-wetting. lt is observed that the catalyst particles which
received laser de-wetting can form single hemispherical particles as opposed to many
nanoparticles with different dimensions for the un-treatcd samples. Comparisons show
that it is more likely to obtain a single CNF from the laser treated catalyst particles rather
than from the un-treated particles.
Yoo et al. [15] worked on controlling the density ofCNFs by controlling the density of
the Ni catalysts. The nickel catalysts arc fabricated by electroplating which is performed
in a two electrode system. The working electrode is made up of400 nm of Mo sputtered
on glass substrates. Ti buffer layer of 20 nm is used for this purpose which is also
sputtered. The counter electrode is made of nickel and electroplating times arc varied
from 30 to 240 s. The CNFs are grown in a de PECVD system. Reference substrates are
prepared via the same method, but with the Ti buffer layer absent. lt is observed that with
the buffer layer nickel forms islands, whereas a thin film is obtained without it. Thus,
CNFs were seen to grow more on substrates with the buffer layer than without. It is also
noted that on substrates with the buffer layer, as the electroplating time is increased, the
nucleation density ofnickel increases and longer CNFs with higher density arc obtained.
The CNFs, as observed under the TEM, show solid structures without hollow cores, with
nickel catalyst particles at the top ofthe CNFs, indicating root growth mechanism.
Oshima et al. [ 16] fabricated perpendicular magnetic nanodot arrays by ex foliation of
sputter-deposited magnetic thin films. A nickel mold was used for this purpose which
was prepared by electron beam lithography. A nanoimprintcd thermo-plastic polymer
resist layer was fonncd with the help of this Ni mold which resulted in arrays of
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concaves, 60 nm in diameter and 20 nm in height. A test structure of Pd I nm/ Co 0.2 nm
/ Pd 50 nm was formed by de sputtering of the Pd and Co films. A glass substrate was
attached to the back of this test structure and after UV curing, the polymer mold was
separated from the front surface of the films. Hexagonal arTays of 60 nm Co/Pd nanodots
were observed. Magneto-Optical Kerr Effect (MOKE) measurements were employed to
generate hysteresis loops at the front and back surfaces of the test structures. Larger
cocrcivity as compared to the un-patterned area is noted for the front surface than for the
back, which is due to the presence of the nanodots in the outermost layers. This indicates
that the magnetization in the outermost layers is the main cause for the MOKE signals.
2.3 Advanced Nanostructured Memory Devices

The fabrication of nanodots-bascd non-volatile memory has been approached in various
ways. The nanodots may be formed by any one of the techniques discussed in the
previous section. These nanodots are generally sandwiched between two oxide layers and
then tested for electrical characteristics via C-V measurements. Various sweep voltages
are applied to measure the memory windows and retention time.
Jang et al. [17] formed a test structure with tunnel Si02 /Si0 1 .5 iNi film/Si0 1 . 57/control
Si02. This test structure was then annealed at 900° C for I h in order to form the Ni-NDs.
The Si0, films were deposited by PECVD at 300° C in the presence of silane and nitrous
oxide. Ni layers were deposited by thermal evaporation and their thickness was varied in
the range 0.3-0.8 nm. The tunnel and control oxide were 5 nm and 7

11111

thick

respectively. The Si0 1 . 57 and Ni thicknesses for the test structure described above were
3.5 nm and 0.3 nm respectively. The average size obtained on the nanocrystals was 3.6
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nm. MOS capacitors were fabricated by evaporation of Al for C-V measurements.
Sweeping the voltages between -12 and 12 V produced a memory window of 11.7 V. lt
was observed that the memory window increases with the sweep range of the gate voltage
for the memory structure thus fabricated. Comparison with MOS capacitors without Ni
NDs showed no increase in the memory window for increase in the sweep range of gate
voltage, thus confirming the applicability of Ni-NDs in memory devices. C-V curves
were generated for MOS capacitors fabricated with and without the Ni-NDs. Both
devices exhibited hysteresis loops, thus indicating charge traps in the floating gate. The
gate voltage was swept from -12 to 12 V. A memory window of l l .6 V was observed for
the MOS capacitors with Ni-NDs. This shift is believed to be associated with the
presence of Ni-NDs. The devices without Ni-NDs produced a memory window of only
0.6 V which may be attributed to the presence of defects.
Yang et al. [18] fabricated a non-volatile memory device based on NiSi2 nanocrystals
sandwiched between Si02 and Hf02 layers. The tunnel oxide (3 nm) was grown
thermally followed by electron beam evaporation of 3 nm of amorphous silicon and 3 nm
of nickel which were heated to fonn the nickel silicide nanocrystals. The control oxide
(30 nm) was sputter deposited. The Al gate electrode was patterned and sintered to fonn
the contacts. The voltage was swept from 8 to -8 V and then back to 8 V. A threshold
voltage shift of 0.7 V was observed. Sweeping the voltage between 10 and -IOV
produced a shift of 1.3 V thus indicating that nickel silicide nanocrystals have significant
charging effects.
Shahrjerdi et al. [ 19] fabricated nickel nanocrystal flash memories via a polymeric
approach. After growing 4.7 nm of tunnel oxide, a trilayer sandwich of 60 nm polyimide
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/15 nm PECVD Si02/PS-b-PMMA (Polystyrene-b-poly(methyl methacrylate)) block
copolymer was used to form the porous polystyrene template following which, pattern
transfer technique was used to fonn the a1i-ay of Ni-NDs. The polyimide was stripped off
after evaporation of a 12 nm film of nickel. A 20 nm uniform array of Ni-NDs was
obtained. 12 nm of Low Pressure Chemical Vapor Deposition (LPCVD) Si02 was
deposited at 600° C to form the control oxide and TaN was deposited to fonn the gate
contacts. Sweeping the voltage between -4 V and I V produced a tlat band voltage shift
of 0.5 V and a 100 ms write/erase time. This tlat band voltage shift is attributed to the
charge storage in the Ni-NDs. High frequency C-V curves were generated in order to
characterize the devices. Tests were performed on devices with and without Ni-NDs. The
devices with Ni-NDs produced a flat-band shift of 0.5 V with a 100-ms write/erase
voltage sweep from -8 V to 8 V. The devices with no Ni-NDs on the other hand, did not
produce any flat-band voltage shift. This difference confirms that charge is stored in the
Ni-NDs.
Leong et al. [20] demonstrated an organic memory device based on gold nanoparticles.
The device is made in the form of a metal-pentacene-insulator-silicon structure and uses
n-type silicon as the bottom electrode and 4.5 nm of thermally grown Si0 2 as the top
electrode. A sci f assembled monolayer of 3-aminopropyl-triethoxysilane (APTES) was
used to adsorb Au nanoparticles from Au colloids on the SiO i /Si substrates. The size of
these Au nanoparticles was about 3-7 nm. This was followed by deposition of 45 nm of
an active layer of pentacene and finally gold was deposited to form the gate. Sweeping
the voltage from -5 V to 5 V and back produced a clockwise hysteresis window of 1.25
V, indicating a net hole trapping effect by the Au nanoparticles.
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Leong et al. (21] fabricated a memory device with gold nanoparticles in self-assembled
block copolymer of poly-styrene-b-4-vinylpyridine (PS-b-P4VP). They observed a
negative flat band voltage shift of -0.2 V for a positive pulse of 5 V which they attributed
to the injection of holes into the confined states of the gold nanoparticles. A negative
pulse of -5 V on the other hand, produced a positive flat band voltage shift on account of
electron injection from the gold electrode into the gold nanoparticles. They report that the
shift in nat band voltage produced due to electron trapping is lesser than that produced
due to hole trapping, as also, hole trapping in the nanoparticles appears to occur in a
much shorter time than electron trapping.
Pei

el

al. (22] formed a non-volatile memory device with tungsten nanodots in silicon

nitride. RF sputtering was used to co-sputter W with Si3 N 4 and 6 nm of W nanodots was
deposited on the thermally grown tunneling oxide of 5 nm. The 12 nm control oxide was
deposited as a TEOS layer and the samples were finally annealed al 900° C in nitrogen
for 30 minutes. Al was evaporated to form the electrode for the MOS memory devices.
The W nanodots obtained were around 5 nm in diameter. Sweeping the gate voltage bi
directionally between 12 V and -12 V produced a counterclockwise hysteresis of 4.1 V.
This is attributed lo the storage of charge in the W nanodots. A reference device
fabricated without the W nanodots produced a smaller memory window and hence
confirmed the charge storage in the nanodots.
Gupta et al. (23] demonstrated a non-volatile memory with silver particles embedded in a
sol-gel ZnO thin film transistor. An oxide layer of 100 nm is thermally grown and the
dispersion of Ag nanodots is then spin coated on this oxide and annealed at 500° C for I h
to reorganize the nanodots. The size of the nanodots was observed to be in the range 3-11
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nm. The ZnO precursor is then spin coated twice on the substrate and annealed at 500° C
to yield 30 nm of ZnO. Finally, I 00 nm of Al was evaporated thermally to form the
source and drain electrodes. A relatively large positive memory window of 28.5 V is
obtained at a gate voltage of 50 V which when compared to the small window of 1.5 V
exhibited by the reference device (without nanodots) confirms the charging and
discharging of the silver nanoparticlcs. The programming and erasing characteristics
were evaluated by measuring the threshold voltage shift from the initial un-programmed
value, which in fact is O V. This shift was found to be 5.0 to 4.6 V in average at the
shortest pulse and is large enough to be sensed indicating fast operation of the device.
Retention characteristics showed that the device could retain the initial memory window
upto only about I 07 s which can be improved upon by incorporating a tunnel oxide in the
memory structure.
Singh et al. [24) fabricated a memory device with single and dual layer platinum
nanodots as the storage clements. Their tunnel oxide was thermally grown to 4 nm
followed by deposition of a thin film of Pt, which was annealed to form the nanodots. A 6
nm Al2 0 3 film was deposited to form the interlayer dielectric between the two layers of
nanodots. Another thin film of Pt was deposited and annealed to form the second layer of
nanodots. The average nanodot size was observed to be about 4 nm for both the layers.
This was followed by 12 nm of Ab0 3 as the control oxide, post-deposition anneal and
finally I 00 nm of Pt to form the gate and complete the capacitors. Sweeping the voltage
from 20 V to -20 V for the single layer and 25 V to -25 V for the double layer produced
maximum memory windows of about IO V and 15 V respectively. The use of a dual
nanodot layer structure showed an improvement in the memory window due to additional
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storage of cbarge in the second layer. The device could be completely erased and even
over erased below O V flat band owing to the low leakage of Al2 03 and high work
function of the Pt gate.
Mao et al. [25] produced memory transistor devices based on ruthenium nanocrystals.
The tunnel oxide was thermally grown to 6 nm over which a thin Ru layer of I nm was
deposited by magnetron rf sputtering. A 25 nm of blocking oxide was deposited by
PECVD at 350° C and a rapid thermal anneal was performed on the structure at 900° C
for 30 s resulting in discrete Ru nanodots. The size of the Ru nanodots was estimated to
be 2-3 nm. The Al gate electrode was finally patterned to complete the MOS transistors.
The device could be effectively programmed and erased with a threshold voltage shift of
3.5 Vat a gate voltage of l 9 V on the order of I 00 ms. This initial program/erase window
of 3.5 V was observed to reduce to 2 V after 4 days while characterizing the retention of
the device. The retention performance could be improved by using a high temperature
oxide or high-K materials.
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Chapter 3

Development and characterization of fabrication processes and
fabrication sequence.
3.1 Overview of Proposed Structure
Several test structures will be produced in order to demonstrate the applicability of Ni
NDs in memory devices. The test structures can be envisioned as a layer of Ni-NDs
sandwiched between the tunnel and the control oxide. The target thicknesses of the tunnel
and control oxide are on the order of 7 and 12 nm respectively. The tunnel oxide is
expected to allow tunneling of charge from the silicon into the Ni-NDs while the role of
the control oxide is to couple the potential of the control gate to the Ni-NDs and hence
prevent tunneling from the Ni-NDs into the gate. The fabrication approaches for Ni-NDs
will be described subsequently.
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Figure 3. J. I: Schematic of expected device with undesired variations.
Figure 3.1.1 shows the schematic or the proposed device along with the undesired
outcomes. The ideal structure requires that the Ni-NDs be equidistant from each other
with nanow size distribution. In case of non-unifonn deposition, the device does not
display the ideal characteristics expected. Moreover, the charging and retention times end
up getting affected. Another undesirable variation would result in the form of the
individual Ni-ND size being so large that the advantages of utilizing the Ni-NDs are lost.
A reference structure will also be fabricated which will comprise of a continuous nickel
layer as a sandwich between the tunnel and the control oxide. Reference structures have
been made with 2 and 5 nm of nickel respectively. The purpose of fabricating reference
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structures is to show, via C-V testing, that retention in memory devices can be attributed
to the presence of nanodots and the charging/discharging associated with them. The
schematic of the proposed device is shown in Figure 3.1.2.

Al front contacts

Figure 3.1.2: Schematic of reference structure.
Devices for testing are fabricated in the form of capacitors by depositing front and back
contacts on the samples. After the samples have undergone their respective treatments,
i.e., either annealing or hydrogen plasma treatment, the control oxide is laid down by
sputter deposition using the PE2400A (see appendix). A 500 nm thick aluminum layer is
then evaporated to make contacts on the back side and patterned on the front side with the
help of a hard mask. The holes on the hard mask have an average diameter of about 2
mm. Deposition of Al is done by using an evaporating system, the Flash Evaporator (see
appendix) which evaporates Al up on the samples which are positioned in constantly
rotating

holders.

While

fabricating

the

reference

capacitor

structures,

Si0 2

(control)/Ni/Si02 (tunnel) are deposited as stacked layers, followed by evaporation of Al
to form back side contacts and finally patterning it on the front side.
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3.2 Si02 film characterization
Si02 has been made the choice of material for the dielectric due to its excellent insulating
properties. The method of deposition is sputter deposition with the help of an RF plasma
tool (PE2400A). The tool sputters down on p-type Si substrates which have previously
been cleaned ultrasonically in a bath of lsopropanol (IPA). The requirement for the tunnel
oxide thickness is 5-7 nm as compared to I 5-20 nm for the control oxide. The thickness
of the tunnel oxide is critical. The tunnel oxide needs to be thin enough to allow fast
read/write operations but, at the same time, thick enough to provide good isolations and
better retention.
Although the oxide layers arc crucial in themselves, the main focus of this thesis is
fabrication of Ni-NDs and hence initial thickness of the Ni film plays an important role.
Thus, less time and study has been dedicated to characterization of the oxide layers as
they were only needed to prove the feasibility of memory application.
A series of depositions were carried out for characterizing the Si02 film to detem1ine
adequate pressure and power applied to the plasma. Subsequently, Si02 was sputter
deposited at different time settings varying from IO - 120 s while keeping the power and
pressure at 200 W and 5 mT, respectively. The base pressure of the system has been
better than 4x I 0·7 T for all depositions. Figure 3.2.1 shows the trend obtained for Si02
thickness as a function of time.
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Figure 3.2.1: Graph showing variation ofSi02 thickness as a function of time.
The thickness measurements were carried out on the Variable Angle Spectroscopic
Ellipsometer (VASE, see appendix). It is observed from Figure 3.2. J that when power
and pressure of the system are maintained constant, increasing the time of deposition
produces progressively thicker Si0 2 films as expected. This may be due to an initially
lower sticking coefficient of Si0 2 molecules on the bare Si surface or on the thin forming
oxide layer. .However, there may be charging effects due to the plasma potential that can
contribute to an increased rate of ion deposition on the charged dielectric surface.
Keeping in mind the device requirements for the tunnel and control oxides, a deposition
time of 20 s is used for fom1ing the tunnel oxide and that of 60 s for forming the control
oxide.
Since the Si02 film is sputter deposited, it is quite probable that it might not tum out as
smooth as its thennally grown counterpart. However, sputter deposition is the chosen
method due to a couple ofreasons. Firstly, the tunnel and control oxides are required only
on the front side ofthe samples. Using thermal growth methods would result in both front
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and back side oxides and an additional step of etching the back side oxides would result.
Secondly, sputter deposited oxides are nonnally not as unifonn as thennally grown
oxides. This can be used to our advantage, considering the fact that the voids in the non
uniformly covered oxide layer can act as nucleation sites for the formation of Ni-NDs
when attempting the same via self-organization or annealing. Thirdly, depositing the
oxide layers can lead towards developing a low temperature fabrication process which
would allow the fabrication of memory devices on substrates that arc sensitive to high
temperatures, for e.g., glass, plastics, etc. Finally, using the same tool for most of the
processes helps to protect the samples from making repeated contacts with air and keeps
them cleaner.
3.3 Nickel Film Characterization

Nickel has been known to exhibit good magnetic behavior and as stated earlier, metal
nanodots offer a whole lot of advantages over silicon nanodots for fanning memory
devices. The same RF plasma tool, PE2400A which was used for Si02 deposition has
been used for Ni deposition, with a multi-target facility. The base pressure of the system
has been better than 4x10·7 T for all depositions. Ni films as thin as 2 nm have been
obtained. It was quite a challenge to obtain films in the nanometer regime as such
domains have not been explored in the Semiconductor Manufacturing and Fabrication
Laboratory (SMFL) before and hence a pa11 of the research time was dedicated solely to
the same.
The Ni film has been characterized with respect to pressure, power, as well as time. The
effects of each of these parameters on the growth of Ni film have been recorded. The
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thickness measurements were again caITied out on the VASE by using a fit model for Ni
on Si02. The Ni films as deposited were also scanned under the Atomic Force
Microscope (AFM) to measure the roughness. The films were measured to be relatively
smooth with a roughness of about 0.2 nm.
Initially, a wide range of pressure and power settings were explored to identify the
parameter range that would have been capable of producing ultra thin films.
Subsequently, the effect of using different power settings on the thickness of the Ni film
was analyzed. Depositions were carried out at 300 and 400 W for 30 s, 60 s and 90 s
while maintaining 5 mT of pressure in the system. Figure 3.3. l , reveals the variation of
Ni film thickness with respect to time at the different power settings.
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Figure 3.3.1: Graph showing variation of Ni thickness with power and time at 5 mT.
From Figure 3.3.1 it can be observed that the thickness of the films increases with time
and power as the working pressure is maintained constant at 5 mT. This is due to the fact
that an increase in power causes an increase in the sputtering yield of the system. This
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increases the sputtering rate and hence results in thicker Ni films. In addition, we can
observe that the deposition rate seems to be constant and docs not increase over time as
observed for the oxide deposition. In this case, localized charge accumulation due to the
plasma potential is not possible on the Ni metallic surface and therefore the increased
deposition rate due to contribution from ions is not observed.
ln order to study the variations in Ni layer thickness with changes in pressure, depositions
were carried out at I 0, 20 and 40 mT and 5, 10 and 30 s, while maintaining the power at
300 W. Figure 3.3.2 shows the trend followed by the thickness of Ni films with respect to
time at 300 W.
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Figure 3.3.2: Graph showing variation of Ni thickness with pressure and time.
Figure 3.3.2 shows that the thickness of the films increases with time but decreases with
pressure as the system pressure is maintained at 300 W. As the pressure in the system is
increased, the mean free path of the ions is decreased and they gain less energy to sputter
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the Ni atoms at the target, resulting in lower yield, lower sputtering rate and hence lower
deposition rate.
3.4 Ni-NDs Formation

There are several approaches to formation ofNi-NDs as shown in Figure 3.5.1.
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Figure 3.4.1: Possible routes for Ni-NDs formation.
These approaches can be classified into two groups, the first relies on the self
organization mechanism through direct deposition of Ni-NDs without any further
processing and the second requires the deposition of a nickel thin film which is

30

Diwan, K.

June 19, 2009

subsequently processed to form the dots. Within this study, some of the avenues shown in
Figure 3.5. I have been analyzed and will be discussed in the sections to follow.
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3.4.J Annealing
The nickel films are relatively smooth as deposited with a roughness of about 0.2 nm,
measured by the AFM. After being annealed in nitrogen, a change in the morphology of
the samples is observed. Annealing causes the nickel film to crack and form islands.
AFM images reveal the formation of small, closely packed islands already at 600 °C.

Figure 3.4.1.1: Comparison of surface morphology at 600 °C: (a) 5 min, (b) 10 min, (c)
15 min (d) 30 min; 750 °C: (e) 5 min, (f) IO min, (g) 15 min, (h) 30 min; 900 °C: (i) 5
min, (j) IO min and (k) 15 min and (I) 30 min with a 2 nm initial Ni layer.
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Figure 3.4.1.2: Comparison of surface morphology at 600 °C: (a) 5 min, (b) IO min, (c)
15 min; 750 °C: (d) 5 min, (e) IO min, (f) 15 min; 900 °C: (g) 5 min, (h) IO min and (i)
15 min with a 5 nm initial Ni layer.
Figure 3.4.1.1 shows the morphology between samples annealed at different temperatures
when starting with an initial thickness of 2 nm nickel while Figure 3.4.1.2 compares the
same when starting with an initial thickness of 5 nm nickel. It is observed that for the 5
nm film (Figure 3.4.1.2), as the temperature is increased, the islands become larger in
size and more widely spaced. This phenomenon may be explained with the help of
Ostwald ripening, wherein larger clusters are formed at the expense of smaller clusters
[261. The atoms on the surface of a particle are generally energetically less stable than
those which are already packed inside. Since smaller particles have higher surface to
volume ratio than larger particles, they have higher surface energy than the latter. Hence,
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the atoms on the surface of the smaller particles willingly detach themselves to join other
larger particles in order to lower the surface energy of the system and make it more
energetically favorable. It is interesting to note that even though smaller particles are
more favorable kinetically since they nucleate easily, larger particles are more favorable
thennodynamically.
The initial thickness of the nickel film plays a vital role in shaping the morphology of the
surface after annealing. Two sets of anneal treatments were carried out for nickel films
with initial thicknesses 2 and 5 nm respectively. Figures 3.4.1.1 and 3.4.1.2 show that
smaller initial thickness results in smaller sized islands. Quantitative grain analysis is
difficult to be performed due to the vicinity of the particles and hence, surface roughness
measurements have had to be relied upon. However, in the 2 nm starting film, the
ripening mechanism seems to have less effect and smaller grains are therefore observed
at higher temperatures. The reason for this might be explained as an increased separation
between nucleation sites due to a substantially reduced amount of Ni atoms available.
This situation would require the atoms in the smaller dots to cover a large path by surface
diffusion before they can join larger grains. Therefore, Ni atoms are less likely to
abandon small dots to join larger ones which contribute to preserve smaller grains.
Swface Roughness:
Surface roughness is an important parameter in the determination of the topography of a
particular surface. It is therefore important to accurately understand the various
parameters which define roughness. The factors most commonly used to describe
roughness are size, shape, density and statistics of the rough features.
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The size of rough features can in turn be implied by their height and width [27]. The
roughness average parameter, R0 is used to describe the average height of the features and
can be represented in integral as well as digital forms according to:
Ra

t

= f0L y(x)dx = � If=1 IYd

Eq. 3.4.1.1

I !ere, L is the distance in the direction of the profile over which the average is obtained,
while using the analytical form of Equation 3.4.1.1 and N is the number of heights used
while using its digital form. y, denotes the heights of roughness features about the
reference line.
The statistical average of the heights is described by the root-mean-square roughness, Rq
and is given by:
L

R q = [�f.
L O

y

2 1/
2
2(x)dx]1/2 = [2- LNt-1 yt ]
N

Eq. 3.4.1.2

in integral and digital forms respectively. The root mean square (RMS) roughness gives
the standard deviation of the roughness profile heights.
Surface roughness measurements have been performed on the samples with the help of
atomic force microscopy (AFM) and the RMS surface roughness is then plotted against
annealing time.
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nm of initial Ni layer.
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Figure 3.4.1.4: Plot of roughness vs time at different temperatures with 5 nm of initial Ni
layer.
The roughness of the annealed films was measured at each treatment combination and
plotted as a function of time. It is observed from the graphs in Figures 3.4.1.3 and 3.4.1.4
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that surface roughness of the films tends to increase up to a certain time and then tends to
remain more or less constant. This may be attributed to two phenomena that control the
formation of the nickel islands during annealing, namely, surface diffusion and
evaporation. In the initial stages of the process, the large surface area of the film will
facilitate surface diffusion of the Ni atoms. Therefore, Ni atoms will tend to move in a
way which reduces such a large surface area in order to be thermodynamically more
f

favorable. This is achieved by surface dif usion of atoms to form aggregates, which
increases the surface roughness, while breaking the smoothness of the initial film.
However, since different nucleation sites arc utilized for agglomeration, surface diffusion
brings about separation of the grains. At this point, surface diffusion may continue
depending on the typical distance between nucleation sites which may or may not
promote Ostwald ripening. In either case, a point in time is reached when a
thermodynamically favorable dot size is reached and no modification in the surface
features occurs (plateau in the roughness measurements). This indicates that the surface
diffusion process is the dominant mechanism in the formation of Ni-NDs by annealing.
The evaporation process might be visible only in limited cases where the roughness is
observed to decrease, for e.g., at 900 °C in Figure 3 .4.1 .4.
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3.4.2 Hydrogen Plasma
Another technique that has been ventured into for fabrication of Ni-NDs is treatment of a
Ni film with hydrogen plasma. Both the 2 and 5 nm Ni films were treated while varying
the plasma treatment conditions.
Hydrogen plasma has been proposed to either cause the Ni film to coalesce into Ni-NDs
or etch it from top to bottom to form the dots [8]. Analysis based on our results point
towards occurrence of the latter. While the 2 nm film ended up being inadequate for
formation of dots and was etched away entirely, the 5 nm film showed evidence of Ni
NDs formation after various attempts. Hydrogen plasma treatments were carried out in
chamber 4 of the Drytck Quad (sec appendix) which is a reactive ion etcher.
It is possible that the atomic hydrogen formed by the plasma reacts with Ni to form nickel
hydride (Ni2H). This compound desorbs or decomposes to produce etching of Ni. The
following reactions arc expected to be involved:
2Ni + 1-l--+ Ni2 1l
Ni2H---+ NiH + Ni
Nanodot formation has been studied at various settings of pressure, power and time.
Figure 3.4.2.1 displays the images of nanodots obtained as a result of hydrogen plasma
treatment. Particle analysis performed on the AFM images has shown that the height of
the Ni-NDs remains more or less the same as the initial thickness of the Ni film. This
observation is interesting as it points out the much slower etching of the top surface of Ni
than the facets, although the mechanism can be claimed to be the same. On the basis of
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this difference, it can be said that H atoms have more reactivity with the lateral facets of
Ni than with the surface and are able to penetrate only through grain boundaries. This is
bound to happen sinee the surface energy of Ni ( I I I) is lower than that of Ni ( I 00), 2.011
Jm-2 vs 2.426 Jm-2 [IO], thus making it a more favorable surface for penetration of atomic
H leading to the formation of Ni2H.
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Figure 3.4.2.1: Left, Center and Right positions of samples on the stage.
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Figure 3.4.2.2: AFM images of Ni-NDs and their corresponding diameter distributions
fon11ed by hydrogen plasma treatment of a 5 nm Ni film at 125 mT, 300 W, 25 min, (a)
left and (b) center and at 125 mT, 400 W, 25 min, (c) left, (d) center and (e) right.
The left, center and right positions mentioned in the figure above refer to the respective
positions of the samples on the stage inside the chamber (sec Figure 3.4.2.1). Variations
have been observed in the formation on Ni-NDs depending on which position they were
placed at while being treated. Plasma treatment at 300 W produced Ni-NDs only on
samples placed at the left and center positions of the stage, while that at 400 W showed
the presence of Ni-NDs on all three samples. This leads one to believe that the plasma
generated is more uniform over the entire surface of the sample stage at 400 W than it is
at 300 W. However, no assertive conclusions can be drawn from such results and it is
quite probable that there are uniformity issues to be dealt with in the tool. The latter is
supported by Figure 3.4.2.3 which shows AFM images of Ni-NDs formed after treatment
combination of 125 mT, 400 W and 20 min.
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Figure 3.4.2.3: AFM images ofNi-NDs and their corresponding diameter distributions
formed by hydrogen plasma treatment ofa 5 mn Ni film at 125 mT, 400 W, 20 min,(a)
left and (b) center.
When the deposition time was reduced to 20 min while keeping the power at 400 W and
pressure at 125 mT, Ni-NDs formation was observed only on samples placed on the left
and center positions of the stage. Thus, the treatments seem to vary from run to run.
A series of treatment combinations were also performed at 200 mT, 300 W and different
time settings. While increasing the time from IO to 20 min in 2 min increments, Ni-NDs
formation was found occur at 14 and 16 min. The rest of the samples did not show any
evidence of dots.
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Figure 3.4.2.4: AFM images ofNi-NDs formed after hydrogen plasma treatment at 300
Wand 200 mT for (a) 14 min and (b) 16 min.
The experiments done on thin Ni films with hydrogen plasma thus indicate that it is
definitely possible to form Ni-NDs with the help of hydrogen plasma treatment.
However, the plasma stability, repeatability and uniformity in our tool have posed
challenges to fully characterize the process. A dedicated system might be required with
better reliability.
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3.4.3 Self-Organization

Self-organization of nanostructures is gaining quite a lot of importance for fabricating
nanoscale devices. This technique is capable of producing well-ordered arrays of
nanostructures like nanotubes, nanowires, quantum dots, etc., which arc themselves
highly popular due to their electronic, opto-electronic and magnetic properties. However,
self-organization techniques can prove effective only if they are able to control the size
and positional unifonnity of the nanostructures. For application in memory devices,
where nanodots ranging from a few to a few tens of nanodots are required, natural
bottom-up assembly and self-organization are very attractive options [28]. Self
organization techniques also provide the benefit of elimination of masking and patterning
steps.
Plasma sputtering has been employed to produce self-organized Ni-NDs. The same RF
plasma tool as employed for thin film deposition (PE2400A) has been made use of, while
a wide range of parameter settings for the power, pressure and time have been explored.
In addition, self-organized Ni-NDs have also been obtained by DC plasma sputtering and
a comparison of both results is carried out. The CVC601 (see appendix) was employed to
produce Ni-NDs by DC sputtering. However, since plasma localized in the discharge
above the Ni target, the discharge is remote from the substrate and there is limited direct
contact between the plasma and the substrate.
On the other hand, in the RF plasma system, the discharge plasma fills the entire space
between the electrodes and the plasma is in direct contact with the substrate. The
electrons charge the substrate surface and the Ni nucleation sites. The deposition is
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therefore largely influenced by charges that deposit onto the self-biased substrate. Ni
NDs were obtained at 300 W, 30mT and 5 s. Figure 3.4.3.1 displays the schematic of
both the systems along with AFM images of the Ni-NDs produced by each.
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Figure 3.4.3. l: Schematic of the plasma systems and AFM images of obtained Ni-NDs
(a) DC and (b) RF [28).
lt can also be observed from the AFM images that the RF plasma system produces arrays
with much more unifonn distribution of Ni-NDs on the surface as compared to the DC
plasma system. This is confirmed by Figure 3.4.3.2 which shows the nearest neighbor
distances of the deposited Ni-ND arrays.
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Figure 3.4.3.2: Distributions of the minimum distances between the NDs (nearest
neighbor distances) in the array deposited by the (a) RF plasma and (b) DC plasma
process [28].
It can be seen that the DC plasma system produces Ni-NDs which are widely dispersed,
with the size varying largely from 14 to 50 nm. The RF plasma system was able to
improve this disparity by producing more uniform Ni-NDs with size varying from 13 to
36 nm. Hence, by employing RF plasma, the maximum size of the Ni-NDs could be
reduced from 50 to 36 nm.
Low temperature plasma systems can provide effective control over size distribution and
uniformity of the nanodots due to the presence of its non-equilibrium components,
namely, ions, electrons and radicals. As the initial deposition starts, a nanodot can acquire
charge from the plasma and consequently produce an electric field, given by:
E1ot - Ep+Es

Eq. 3.4.3. l
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where Ep is the plasma sheath component and is considered negligible for low pressure,
low temperature plasmas with sheath thickness in the millimeter range. Es is the
nanostructure component, given by UsIr. Us is the substrate bias, - 20-30 V and r the
distance from the ND surface to the adatom. This electric field can then exert a force on
nearby adatoms to diffuse across the surface and adhere to the nanodot. This phenomenon
is represented by Figure 3.4.3.3.
Equi-potentidline$
Ad�tom

FD

Figure 3.4.3.3: Exertion of force by a nanodot on a nearby adatom.
A strong electric Geld can affect surface diffusion of the adatom extensively by
modifying the activation energy for surface diffusion. If p is the dipole moment of an
adatom and a its polarizability, the total dipole moment due to an electric field E,(r) can
be given by:
P=p+aEs(r)

Eq. 3.4.3.2

Owing to this, the adatom gains energy in one jump over the lattice spacing}.. This
energy is given by:
We= A[p+ aE5(r)]8EJ8r

Eq. 3.4.3.3
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than the larger ones and the lack of self-equalization of size produces a large size
dispersion.

Figure 3.4.3.5: AFM images of self-organized Ni-NDs obtained at (a) and (b) 50mT, 200
W, 10 s, (c) 40 mT, 200 W, 5 s and (d) 30 mt, 200 W, 5 s.
ln spite of producing unifonn and well dispersed Ni-NDs, the RF plasma tool is
encountered with repeatability and reliability issues. Numerous repetitions of the process
at the same process conditions proved unsuccessful in producing the same results.
Attempts were also made by increasing the pressure and decreasing the power at different
time settings, resulting though in sparsely distributed Ni-NDs. This can be observed in
Figure 3.4.3.5. It has however been established that RF plasma processing should be the
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choice for producing well-ordered arrays of Ni-NDs. More work in this direction is
strongly believed to be capable of producing the best results.
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Chapter 4

Device Characterization
4.1 C-V Measurements

The completed reference structures were characterized by generating high frequency
( IMHz) C-V curves on the Materials Development Corporation (MOC) station (see
appendix). The gale voltage was swept from I V to -1 V, 2 V to -2 V and 3 V to -3 V in
order to study the shift in flat-band voltage. C-Y curves have been generated for Ni-NDs
based devices formed by annealing as well as hydrogen plasma. ln addition, the reference
structures produced without any Ni-NDs were also subjected to C-Y measurements.
The reference structures as described in section 3.1 made with 2 and 5 nm of Ni film
respectively (sec also Figure 3.1.2) were patterned with Al to form the contacts followed
by gale voltage sweeps of IV to -1 V and 2 V to -2 V.
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Figure 4.1.1: C-V curve generated by the 2 nm reference structure.
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Figures 4. l. l and 4. l .2 show the response produced by the 2 and 5 nm reference
structures, respectively, for a gate voltage sweep of l V to -I Y. Flat responses are
obtained for both the structures. The values for capacitance of control oxide for the 2 nm
and 5 nm reference structures are 9.47X I 0- 11 F and I.44X I 0- 1 ° F respectively.
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Figure 4.1.2: C-Y curve generated by the 5 nm reference structure.
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Capacitors with Ni-NDs formed by annealing displayed hysteresis as the gate voltage was
swept, making them good candidates for application in memory devices.
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Figure 4.1.3: C-Vcurves for devices with Ni-NDs formed by annealing at 600 °C.
Figure 4.1.3 shows the C-V curves generated by devices with N i-NDs formed by
annealing at 600 °C. A negligible shift in the flat-band voltage is observed when the gate
voltage is swept from IVto - I V. This shift is seen to increase to 0.15 Vand 0.2 Vas the
sweep voltage is increased to 2 Vto -2 Vand to 3 Vto -3 Vrespectively.
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Figure 4.1.5 shows the C-Y curves generated by devices which were formed by annealing
of Ni-NDs at 900 °C. Here, memory windows of 0.15 V, 0.2 V and 0.3 V are observed
for gate voltage sweeps of I V to - I V, 2 V to -2 V and 3 V to -3 V respectively.
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Figure 4.1.6: Overlay of hysteresis windows obtained at the three annealing temperatures.
A very interesting relationship has been observed between the annealing temperature and
the hysteresis windows. The hysteresis windows obtained from the devices formed at
different temperatures are depicted in Figure 4.1.6. The memory window is found to
increase with increasing gate voltage sweep and also with increasing anneal temperature.
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Figure 4.1.7: C-Y curves generated by devices which have Ni-NDs formed by hydrogen
plasma treatment.
The values of control oxide capacitances arc l.355XIO

1

° F and 1.75XI0· ° F for the JV
1

to -1 V and 2 V to -2 V sweeps respectively. From Figure 4.1.7, it is seen that nat C-Y
curves arc obtained for the hydrogen plasma treated samples, as was the case for the
reference structures. This may be caused due to the presence of a film of Ni and will be
discussed in more detail in the next section.
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4.2 Analysis of Capacitance-Voltage Characteristics

0
1'.J Front Contact
Cc

CT
Cr,

Figure 4.2.1: Breakdown of capaci lance in the reference structures.
Figure 4.2.1 shows the section schematic of a reference structure with the equivalent
circuit model made up of series capacitors. The flat behavior in Figures 4.1.1 and 4.1.2
can be explained by a shielding en-or of the continuous film. lt is believed that in the
hydrogen plasma treated samples (Figure 4. l .7), the same is caused by the dots not being
completely isolated, as will be shown by conductivity measurements. An analysis of
capacitance calculations for the above structure will now be provided for accumulation,
flat-band and depletion regions of the C-V measurements.
In this region, the control oxide capacitance and tunnel oxide capacitance are comparable
whereas the depletion region capacitance does not exist. Hence, the capacitance of the
device would look like a series capacitance of the control (Cc) and tunnel (Cr) oxide
capacitances.
-- =-....,... (�,.

C:

C-

Eq. 4.2.1. I
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In the Eq. 4.2.1.1, if Cc<< Cr, then C,0, will approach Cc conversely, Ci01 will approach
CT if CT << Cc.
On the other hand, if Cc:::::CT, then the total capacitance of the device can be written as:
(•·tot

1
= :-- C' C = :--: c-· r

Eq. 4.2.1.2

Hence, it can be said that for the accumulation region,
Eq. 4.2.1.3

�Cc < Ctot < Cc
Or,

Eq. 4.2. I .4

-:Cr ,:: Cto: < Cr

For the Ni film reference structure, the area for Cc is determined by the contact area (0.78
mm\ while that for C T has an area as big as the sample itself with the consequence that
Cr >> Cc and C,01 = Cc.
ln the flat-band region, there is no charge in the semiconductor and the depletion
capacitance (Co) approaches the tunnel oxide capacitance. The capacitance of the device
is therefore a series combination of the control oxide capacitance, the tunnel oxide
capacitance and the depletion capacitance.

c,:

=----C:·

C:

Cr

Eq. 4.2.1.5

Now, if Co is close enough to C T,
-- -C:J:

e..

C-

Eq. 4.2.1.6
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But, if Cc << CT,
C\,,1 =:: Cc

Eq. 4.2.1.7

In the depletion region, since the depletion capacitance is now comparable to CT , the
third term of Equation 4.2.1.5 tends to approach O and the total capacitance of the device
is again given by Equation 4.2.1.1.
Now, if Cc << CT,
Ctet

= Cc

Eq. 4.2.1.8

It can thus be seen from the analysis provided above that the capacitance of the device
almost always approaches the control oxide capacitance and hence explains the flat
response of the reference structures when subjected to C-V testing.
C-V testing performed on the capacitors with Ni-NDs formed by annealing showed good
hysteresis. This shift in the Oat-band voltage can be attributed to the presence of Ni-NDs
under the control oxide which trap and de-trap charge as the gate voltage is swept. Since
the capacitors are fabricated on a p-type substrate, application of a positive gate voltage
will cause electrons from the substrate to tunnel through the tunnel oxide and be trapped
by the Ni-NDs. A positive gate voltage sets up an electric field which in turn creates a
potential barrier. lt is this potential batTier which creates a path for the electrons to tunnel
through to the Ni-NDs through Fowler-Nordheim (FN) tunneling. This leads to a net
electron or charge trapping effect. Hereafter, application of a negative gate bias reverses
the mechanism by creating an electric field which in turn sets up a potential ba1Tier for
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the electrons to tunnel back into the substrate from the Ni-NDs through the tunnel oxide.
The tunneling back of electrons to the substrate also takes place through FN tunneling.
The C-V curves presented in section 4. I .2 reveal an increase in the flat-band voltage shift
as the sweep voltage is increased. This indicates that increasing the gate voltage enables
the Ni-NDs to trap more electrons. Also, Figure 4. I .2.4 shows that the memory window
increases with increase in the temperature at which the Ni-NDs were formed. lt is
believed that a higher temperature helps in the fonnation of smaller and beller electrically
isolated dots which can thus trap charges more efficiently.
As seen in section 4. I .3, the capacitors made out of the hydrogen plasma treated samples
also produced Oat responses. To investigate this further, the samples were probed with a
multi-meter to measure the conductivity. The conductance of the samples was found to be
in the K.Q range, indicating that the samples were conducting even after being treated
with hydrogen plasma. AFM images of the hydrogen treated samples indicated that well
separated dots were formed after hydrogen plasma exposure, however, no chemical
information is available from AFM analysis. The flat response measured here, may
indicate that the hydrogen plasma treatment did not completely etch the Ni film and
therefore the Ni-NDs lay on top of an un-etched Ni layer. Therefore, the treatment time
was probably not enough to convert the entire Ni film to Ni-NDs. Further improvement
in the process will certainly lead to isolated Ni-NDs and their applicability to memory
devices.
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On the basis of this reasoning, the flat responses produced by the capacitors fonned from
the hydrogen plasma treated samples are in accordance with the analysis perfo1111ed for
the reference structures in section 4.2. I.
For the purpose of comparison, the control oxide and tunnel oxide capacitances can be
calculated theoretically as:
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Eq. 4.2.1.9

Eq. 4.2. I. I0

F

Equations 4.2.1.9 and 4.2.1.10 give the theoretical capacitances for the control and tunnel
oxides respectively. Here,

2,:,

is the permittivity of free space,

2 0"

is the permittivity of

Si02, t 0 " is the thickness of the control oxide and A is the area of the contact. It should be
noted that for the control oxide, A is detennined by the area of the contact, i.e., 0. 78 mm 2,
while, for the tunnel oxide, A is dete1mined by the entire area of the sample, i.e., at least
I00 mm2 .
Jf the control and tunnel oxide capacitances are now added in series, the total capacitance
is calculated as I .78xJ0·9 F. The experimental capacitance values obtained for the
hydrogen plasma treated samples and the 5 and 2 nm reference structures are I .4x I0· 1 ° F,
11
I.43x I 0·1 ° F and 9.7x10· F respectively. There is a difference of one order of magnitude

between the theoretical and experimental values for the hydrogen plasma treated samples
and the 5 nm reference structure, while that of two orders of magnitude for the 2 nm
reference structure.
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However, since these calculations tend to get complex for the stacked structures
produced, a more accurate comparison would seem possible if the capacitance of the
structures were measured after the tunnel oxide and nickel film depositions respecti vcly.
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Chapter 5

Conclusion
5.1 Analysis and Concluding Remarks
Ni-NDs have been fabricated via annealing, hydrogen plasma treatment and self
organization. We have successfully produced ultrathin Si02 films (down to 7 nm), and
ultrathin Ni films (down to 2 nm) for the first time at RJT. We have also fabricated sub
I 00 nm feature size structures for the first time in the Semiconductor Manufacturing and
Fabrication Laboratory (SMFL).
Annealing of thin Ni films produced well separated and electrically isolated Ni-NDs. The
5 nm and 2 nm Ni films were annealed in a furnace at 600, 750 and 900 °C for 5, 10, 15
and 30 min, respectively. The capacitors formed from the samples a1mealed for l 5 min
were subjected to C-V testing and produced hysteresis curves. The flat-band voltage shift
clearly shows an increase when the sweep voltage on the gate is increased from IV to - I
V to 3 V to -3 V. This shift can be attributed to storage of charge by the Ni-NDs while
charging and discharging the capacitor during the positive and negative sweeps
respectively. Also, higher temperature produced larger memory windows, indicating
fonnation of better isolation between the Ni-NDs. Probing the samples to test for
conductivity indicated a value higher than l GQ, confirming the electrical isolation of the
Ni-NDs.
Hydrogen plasma treatment of the 5 nm Ni films also produced uniform and regularly
distributed Ni-NDs. The samples were treated with hydrogen plasma in a reactive ion
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etcher at 300 and 400 W for 20 and 25 min, respectively. Capacitors were formed with
these samples, however, C-V testing did not produce hysteresis loops. Instead, the
response was flat. The reason for this behavior has been recognized as incomplete etching
of the underlying Ni film, i.e., some of the Ni film has been etched to form the Ni-NDs
while some of it is still present as a continuous layer above the tunnel oxide. This would
prevent correct C-V measurements and storage of charge by the individual Ni-NDs. This
reasoning was also conurmcd by probing the samples which indicated conductivity
values in the K.Q range. It is therefore required to treat the samples for longer times with
the hydrogen plasma.
Also, we have produced Ni-NDs that allowed the analysis of the self-organization
mechanisms in a non-equilibrium environment [28]. Ni-NDs have been produced in two
set-ups, with the help of RF plasma and DC plasma. The Ni-NDs produced with RF
plasma have shown a more uniform distribution with less dispersion in size as compared
to those produced with DC plasma. Simulations performed in collaboration with the
University of Sydney have shown separate adsorption zone patterns (AZPs) for Ni-NDs
formed by RF plasma, leading to self-equalization of the sizes as compared to the AZPs
for Ni-NDs formed by DC plasma where large and small Ni-NDs share common AZPs,
thus hindering the self-equalization process. Herc, uniformity and repeatability issues
have had to be dealt with regarding the tool and a dedicated system maybe required to
produce the Ni-NDs suitable for C-V measurements.
In addition, reference structures were fabricated without any processing done on the Ni
layer. However, when subjected to C-V testing, these structures produced Oat responses
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instead of the expected hysteresis curves. The flat response was analyzed and explained
in terms of an equivalent circuit model.
Overall, fabrication of Ni-NDs with different techniques has been successfully
developed.

Moreover, storage capabilities of Ni-NDs have been successfully

demonstrated for one of theNi-NDs fabrication approaches.
5.2 Future Work.

Future work in this research requires:
1. Improvement in the hydrogen plasma treatment process, in order to bring about
complete etching of the Ni film for Ni-NDs formation and good electrical
isolation.

This

will enable correct C-V

measurements

and electrical

characterization.
2. Improvement in the self-organization process as it is believed to be the most
promising approach to attain the required size and density of theNi-NDs.
3. In the long run, the fabrication process ofNi-NDs can also be incorporated in the
conventional CMOS fabrication process as mentioned in section 1.4. These steps
will need to be included just after the pad oxide has been removed following the
source- drain implantation. The next step would be patterning of the control gate
resulting in elimination of all the lithography in between, making the CMOS
fabrication process simpler and shorter, as well as cutting down on the costs.
There might however, be issues related to diffusion and thermal budget which
will have to be looked into. Other impo11ant criteria while implementing an actual
device or transistor would be producing the right sizes and densities of Ni-NDs.
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Ni-NDs of a few tens of nm would be required to ensure that an adequate number
are included under the control gate so that they can trap more charge and enhance
the memory characteristics.
4. There is also the possibility of implementation of Ni-NDs in low temperature
substrates like plastics, glass, etc. This will bring about further reduction in the
costs and provide the applicability of these processes to a wide range of devices.
5. Another possible venture could be perfo1111ing retention tests on the capacitors by
applying charge to the capacitors and then removing the voltage so that charge
transferred to the nanodots is stored. A measure of how long the nanodots are able
to store these charges would provide a means of characterizing the retention
capabilities of the device.
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Appendix
1. PE2400A:
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Figure I: PE2400A.
The PE2400A is a RF sputter tool ( operates at 13.56 MHz) which sputters down on the
target. In an RF plasma tool, either electrode can act as the anode or the cathode. RF
power can enable the plasma to develop a self-bias which is advantageous for the re
structuring of nanodots. The PE2400A uses argon for sputtering the target.

It can

incorporate four targets at one time. Deposition time has to be monitored manually and
RF power bas to be turned back to zero once the sputter time has elapsed.
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11. Drytek Quad:

Figure 2: Drytek Quad.
The Drytek Quad is a reactive ion etcher and chamber 4 has been set up to treat Ni films
with hydrogen plasma. The loading/unloading to and from chamber 4 is manual.
Hydrogen can be flown in the chamber up to l 00 seem.

111. Bruce Tube 8:
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Figure 3: Bruce Tube 8.
Bruce tube 8 has been set up for high temperature anneals on thin Ni films in dry
nitrogen. The load and unload functions of the boat are manual. Recipes for anneals at

600 °C, 750 °C and 900 °C have been created. Recipes for other temperatures can also be
created as required.
JV Flash Evaporator:

The Flash Evaporator is a thermal evaporation tool used for aluminum deposition. The
target material is a spool of Al wire which is fed onto a heated graphite bar and
evaporates off the hot surface onto the samples which are mounted on continuously
rotating platens. The system has a manual end point where the shutter has to be switched
to the close position once the deposition has been completed.
V CVC601:

Figure 4: CVC60l.
The CVC60 I is a DC sputter system and sputters up on the samples which can be rotated
either manually or automatically. Argon gas is used for sputtering processes. The system
can incorporate 4 targets at a time which can be changed conveniently. The mode of
deposition is automatic for the parameters set.
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VJ. Materials Development Corporation (MDC) Station:

Figure 5: Materials Development Corporation (MDC) Station.
The MDC station is used for generating C-V curves. It can also be used for other
electrical characteristics like conductance-voltage plots, current-voltage plots, etc. The
samples arc placed inside a dark box and the light is switched on and off automatically by
the system. The system also has a quiet chuck controller which is maintained at around
30 °C.
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VJ!. Atomic Force Microscope (AFM):
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Figure 6: Operating scheme ofan AFM.
The Atomic Force Microscope falls under the category of Scanning Probe Microscopes
(SPM). These microscopes arc used to analyze the surface properties of materials all the
way from the micron to the atomic level. A scanning probe microscope is typically made
up of a probe and a scanner. The probe is the point of interface between the microscope
and the sample, whereas the responsibility of the scanner is to precisely monitor the
vertical and lateral position of the probe with respect to the surface.
The AFM can provide information about the surface for insulators, semiconductors and
conductors. It possesses atomic resolution and uses a very sharp tip to probe the surface
of a sample. The tip is typically less than 5�un in height and IO nm in diameter at the
apex. The tip is attached to the free end of a cantilever (usually 100-SOO�tm long).
Deflections of the cantilever are caused due to the presence of force between the tip and
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the sample surface. These forces are usually Van der vaal 's forces and the deflections are
recorded by a detector and consequently put into a map of the surface topography by a
computer. The fundamental aspect of the working of most AFMs is to record the position
of the cantilever. This is accomplished by bouncing a beam of light off the back of the
cantilever onto a position-sensitive photo-detector (PSPD). An amplification is produced
by the ratio of the path length between the cantilever and the detector to the length of the
cantilever. The topographic data can then be generated in two ways:
i) Constant-Height Mode: The Z feedback is turned off and the image is generated by the
spatial variation of the cantilever deflection.
ii) Constant-Force Mode: The Z feedback is turned on and the image is generated by the
motion of the scanner in the z direction to maintain a constant cantilever dcOcction.
The AFM has three basic modes of operation, namely, contact mode, tapping mode and
non-contact mode. For this study, the tapping mode AFM is used and description of the
same is provided:
As the name suggests, in the tapping mode, the AFM scans the image by lightly tapping
the surface to measure its topography. It is a patented technique from Vccco Instruments.
The tip used is of an oscillating type. The changes in the oscillation amplitude of the
cantilever are monitored and minimized by closing the Z feedback loop to generate the
image. The tapping mode AFM is preferred over the contact and non-contact modes due
to its ability to eliminate the lateral forces which can damage the sample and also degrade
image resolution. The tapping mode AFM can be perfonned in gases and non-corrosive
liquids as well and also proves effective for scanning larger areas with greater variation.
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VIII. Variable Angle Spectroscopic Ellipsometer (VASE):
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Figure 7: Modeling process of Ellipsometer
The variable angle spectroscopic ellipsometer (VASE) combines variable angles of
incidence with spectroscopic measurements. This allows the user to generate large
amounts of data from a given sample. The spectral acquisition range and angles of
incidence can be optimized to determine spcci fie sample parameters such as the layer
thickness or optical constants of one of the films. This phenomenon is of great
advantage with respect to the proposed design which consists of three stacked layers
wherein the precision of the thickness of each layer is important. The VASE can handle
a wide range of sample materials and structures and contains more flexibility than the
single angle and/or single wavelength ellipsometers. The spectroscopic measurements
allow acquisition of data in spectral regions. The measured data is most sensitive to the
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model parameters to be determined in the spectral regions and hence, the acquisition of
data in these regions enable the user to extract much more information from the
ellipsometric data generated by a spectroscopic scan as compared to a single wavelength
scan. The VASE records two pieces of infonnation at every wavelength/angle
combination and provides highly accurate and sensitive measurements.
The main reason for using a variable angle incidence instrument is to be able to collect
data at angles of incidence near the pseudo-Brewster angle for each sample. This is
attributed to the fact that the range of the variable angles of incidence is near the pseudo
Brewster angle, the measurement of the sample is most sensitive and the data collected is
hence more accurate.
The VASE is a traditional rotating analyzer ellipsometer i.e., the polarizer is fixed
whereas the analyzer rotates continuously. A monochromator placed before the sample
insures that a monochromatic, low intensity light is incident on the sample. A beam
chopper is placed in front of the monochromator. There are synchronous detection
techniques which reject ambient light, so measurements can be performed even with the
room lights on. The solid state detectors used are more reliable, more linear, less
polarization sensitive and less expensive than photomultiplier tubes. The stacked detector
unit allows measurement over a large spectral range, typically from 193 nm to 1700nm.
The angle of incidence is automated with the vertical or horizontal sample mount. There
is also an AutoRetardcr™ option which can introduce a computer-controlled retarder into
the beam path after the fixed polarizer, allowing measurement of a wide range of variable
angles of incidence form 0-360°. This can measure the percentage of depolarization and
does not affect the regions of other designs.
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